We report the operation of LaAlO 3 / SrTiO 3 depletion mode top-gated junction field-effect transistors using a range of LaAlO 3 thicknesses as the top gate insulator. Gated Hall bars show near ideal transistor characteristics at room temperature with on-off ratios greater than 1000.
The electric field-effect has been successfully applied in a top-gate geometry to create normally-off transistors in undoped SrTiO 3 (STO). [1, 2] Diverse properties have been studied including superconductivity, [3, 4] thermo-electricity, [5] Kondo physics, [6] and percolation effects. [7] The normally-on interface between LaAlO 3 (LAO) and TiO 2 terminated (100) STO [8] has also been electrostatically modulated from the back-side using the STO substrate as the gate dielectric. [9] [10] [11] [12] [13] [14] [15] [16] [17] Although back-gating is rather robust and reliable, it simultaneously changes many parameters, most notably the confining electric field strength at the interface, Hall mobility and sheet carrier density. [11] Hence back-gating by itself does not allow low sheet carrier densities to be reached while maintaining relatively high Hall mobilities. Nor can the Rashba spin-orbit coupling be controlled independently of the sheet carrier density. Top-gating is a natural complimentary technique to tune the electronic properties: as is well-known in conventional semiconductor systems both the top-and back-gate geometries change the confining potential of the electron gas, but the spatial extent of the envelope electron wavefunction is altered in quite distinct ways for the two cases. [18] The challenges of switching on devices at low temperatures with a top gate in STO, [2] can be mitigated by using the depletion mode of junction gate field-effect transistors. Somewhat surprisingly however, given the attractively large band-gap of the over-layer in LAO/STO heterostructures, top-gate depletion devices have only recently been demonstrated by Förg et al. [19] over a temperature range 173 K ≤ T ≤ 373 K. These devices had a fixed LAO thickness, d LAO = 9 unit cells (uc), and short (20 µm -200 µm) and wide (1600 µm) channels, to enable device operation with a reduced channel resistance and gate leakage. However the two-probe device geometry prevented the determination of the sheet carrier density, n, and hence the Hall mobility. Here we employed micrometer-scale Hall bars to enable precise was achieved with V GS in the range -1 V ≤ V GS ≤ +1 V and 2 K ≤ T ≤ 300 K. Notably, at lower temperatures the Hall mobility was significantly enhanced with field effect depletion of the electron gas, demonstrating the potential of top-gating to reach low sheet carrier density and high mobilities.
The LAO/STO heterostructures were fabricated by pulsed laser deposition on TiO 2 termi-nated STO (100) substrates using a pre-deposited amorphous AlO x hard mask to define the Hall bar as described elsewhere. [11] The LAO thicknesses were in the range 4 uc ≤ d LAO ≤ 22 uc. The channel length covered by the gate was 400 µm, and the channel width in the range W = 5−200 µm. The top electrode was formed using ex-situ sputtered Au with thickness ∼ 100 nm, and the source and drain were contacted with Al ultrasonic wirebonding. We systematically varied d LAO , and were able to achieve transistor operation over the thickness range 4 uc ≤ d LAO ≤ 22 uc. The scaling of V Th (d LAO ) is shown in Fig. 3 . V Th does not scale monotonically with d LAO , as would be the case for constant sheet carrier density, via the relation V Th = −ed LAO n(V GS = 0)/ε 0 ε r , here e is the electronic charge, ε 0 and ε r are the vacuum and LAO relative permittivities respectively, and the sign convention is taken such that n > 0 and V Th < 0. It is notable that a systematic variation of the transport properties has been seen in this thickness regime elsewhere. [20, 22, 23] In order to more carefully examine this issue, we characterized several samples at lower temperatures where the Hall effect could be more reliably measured to directly measure the sheet carrier density change, and relate it to the capacitive character of the gate dielectric, since ∆n/∆V GS = C eff .
Here the effective capacitance C eff is modeled as a 'dead' layer with thickness d dead and dielectric constant ε dead in series with a bulk-like LAO layer with dielectric constant ε bulk . Fig. 3 , together with a theoretical fit which gives ε dead ∼ 4.3, ε bulk ∼ 21.6 and d dead ∼ 4.3 uc. These estimates, in particular the value of ε bulk emphasize that the atomic scale nature of interface between the gate and the electron gas.
From a simple series capacitor model
With the establishment of robust transistor operation at room temperature, it is important to consider if the top-gating geometry can be successfully applied at lower temperatures. is negligibly small. In addition to the good agreement between the capacitance data and the Hall effect, as n was depleted the Hall mobility µ showed a clear increase: the opposite tendency compared to back-gate field effect modulation, [11] as shown in Fig. 4(b) .
The dramatic asymmetry in the mobility modulation between back-and top-gating can be understood by considering the action of the gate voltages on the confined electron gas.
For negative back-gating the applied electric field tends to confine the electrons closer to the interface where they are scattered more strongly. [11] In the top gate geometry by contrast, the center of weight of the envelope wavefunction of the electron gas is pushed away from the interface as the electron gas is depleted and the self-consistent confining electric field is reduced. [18] This results in a local three-dimensional electron density that becomes smaller, and located in the less disordered bulk STO as V GS → V Th , producing the observed enhancement of the Hall mobility as n is decreased. The significance here is that the systematic n suppression achieved by the top gate voltage can provide access to a regime with both smaller carrier density and less disorder (higher mobility), where other methods have experienced difficulties in approaching this regime. By combining the top-gate with an additional back-gate at low temperatures, we can also envisage independently tuning the sheet carrier density and Hall mobility to control the electronic character of this fascinating system. 
